Back to the main page
Main Page Custom EL Projects Various Links Information about My Dodge Neon Some of my trips
My Main Project page The Kits I sell Misc. Photos of stuff. Misc. Info about musci Old and New NEWS!
    Motorcycle Page
    Email me if you dare!    

 

EPSON ECM-A0600 INFO PAGE

Schematics are available for this LCD below . I traced the circuits and got data from many sources.

The Main Block Diagram (152K) of the display shows important connections and some basic chip information. Low Bandwidth size (22K)
The JRC 324G Diagram (158K) shows how this I.C. is connected to the display. Low Bandwidth size (21K)
http://www.lc-design.de/English/Download/download.htm is a data source.  
http://www.epson-device.co.kr/pdf/sed1672.pdf  Is a SED1630 equivalent information sheet.  
EPSON010 22XMB is still unknown at this time.  
JRC 324G is a quad opamp configured as 4 unity gain buffers, which buffer the LCD backplane
voltages created by the resistors, for input to the 1630 segment driver chips
 
The SED1335 (S1D13305F00A1) is S-MOS's newest version of the proven SED1330controller and is 100% compatible.  

How to make it work.

Simulated MP3 Player Interface
NOTE!!!

This display was created with the supplied text printing commands.
It was not hooked up or interfaced to anything yet.
This is for demonstration purposes only!

The Display to the left is using the new MPI S1335-32K.
And the
MPI S133 Graphics control board.
Together both cost around $130 with shipping.
The S1335-32K allows the use of many LCD's that use the 4 bit data bus.
It can be connected to many popular micro-controllers. Or can be connected
to the MPI S133 graphics controller board as it is shown left and below.

The MPI S133 graphics controller board has a list of features a mile long.
Available features

Compleate information can be obtained from MPI.

MPI Boards attached to Epson LCD

The pinouts on the LCD are verified as follows.

01 - Vdd, 5V
02 - Vss, GND
03 - Vo, -15V, adjust for contrast
04 - LP, latch pulse
05 -
NC
06 - DIN, scan start pulse, cascaded
07 - XSCL, X data shift clock
08 -
NC
09 - XD0, data bit . Inputs to the X registers.
10 - XD1, data bit
11 - XD2, data bit
12 - XD3, data bit

Special Thanks Section.

Michael Dennis For finding a off the shelf way of making it work.
Paul Stoffregen For his help with an understanding of what it would need to make this thing tick.

Last Updated on 4/6/2004
By Len Averyt
Email:
Techknowman@techknowman.com